

Teaching online electronics, microcontrollers and programming in Higher Education

## **Hardware Implementation of Algorithms**

8. Video signal generator (VGA interface).

Lead Partner: Warsaw University of Technology

Autor: Lukasz Mik

University of Applied Sciences in Tarnow



This laboratory instruction has been prepared in the context of the ENGINE project. Where other published and unpublished source materials have been used, these have been acknowledged.

# Copyright

© Copyright 2021 - 2023 the ENGINE Consortium

Warsaw University of Technology (Poland)

International Hellenic University (IHU) (Greece)

European Lab for Educational Technology- EDUMOTIVA (Greece)

University of Padova (Italy)

University of Applied Sciences in Tarnow (Poland)

All rights reserved.



This document is licensed to the public under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

# **Funding Disclaimer**

This project has been funded with support from the European Commission. This report reflects the views only of the author, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

### I. VGA interface.

The VGA (Video Graphics Array) standard is a graphics card standard established in 1987 by IBM, which applied it to the IBM PS/2 series of computers. Along with the cards appeared a new DE-15 monitor connector, popularly known as VGA, which is still supported by computer and monitor manufacturers. This is a standard related to analog signals processed by a computer monitor. Screen resolutions and signal parameters are strictly defined and published by the VESA organization (www.vesa.org). The example discussed in this manual generates signals with parameters compliant with the VESA standard for a screen resolution of 640x480 pixels.

The DE-15 connector is a 3-row D-Sub connector, in which 5 pins are used to generate the VGA signal, responsible for the signals: Red, Green, Blue, H-Sync (Horizontal Synchronization), and V-Sync (Vertical Synchronization). Red, Green, and Blue are the three analog signals that determine the color of a point on the screen, while H-Sync and V-Sync provide a reference to where the point should appear on the screen. By properly controlling these five signals in accordance with the VESA VGA timing specification, we can display anything we want on any monitor.



The horizontal resolution is responsible for the number of pixels per line (one line), while the vertical resolution - for the number of lines on the screen. The address of each pixel on the screen is determined by the PCLK (Pixel Clock) frequency. The VGA controller must generate H-Sync and V-Sync timing signals and coordinate the delivery of video data based on PCLK. The V-Sync signal is responsible for the screen refresh rate.

The scheme of operation of the VGA controller on the example of a screen with a resolution of 640 x 480 pixels is shown in the figure below.



The table below presents the time parameters of the signals used to synchronize the image on the monitor screen.

Opis	Oznaczenie	Czas	Szerokość impulsu/częstotliwość	
Pixel Clock	tclk	39.7 ns (± 0.5%)	25.175MHz	
Hor Sync Time	ths	3.813 µs	96 Pikseli	
Hor Back Porch	thbp	1.907 μs	48 Pikseli	
Hor Front Porch	thfp	0.636 µs	16 Pikseli	
Hor Addr Video Time	thaddr	25.422 μs	640 Pikseli	
Hor L/R Border	thbd	0 μs	0 Pikseli	
V Sync Time	tvs	0.064 ms	2 Linie	
V Back Porch	tvbp	1.048 ms	33 Linie	
V Front Porch	tvfp	0.318 ms	10 Linii	
V Addr Video Time	tvaddr	15.253 ms	480 Linii	
V T/B Border	tvbd	0 ms	0 Linii	

Additional delay times, called porches, for horizontal and vertical synchronization signals are a remnant of the control method of analog CRT monitors, where a spot on the screen was drawn by a stream of electrons on a phosphor. Since the VGA interface is of the analog type, it is necessary to keep all the parameters in the table, which were determined based on the VESA requirements.

### II. Video signal generator in VHDL language.

The VGA controller must generate several signals according to the specifications in the table above. According to the specifications, the pixel clock should be 25.175 MHz. Much simpler in an FPGA is to generate a 25 MHz clock using a digital clock signal manager (DCM). Variation at the level of  $\pm 0.5\%$  in clock frequency is acceptable for most monitors. Additionally, it is necessary to implement 2 counters responsible for counting positions on the screen. One counter, responsible for counting pixels in a line, must be reset when it reaches 799. When the pixel counter is reset, the line counter is incremented by 1 (going to a new line). Similarly, the vertical line counter must reset to zero when it reaches the end of the frame (the last line of the image). The next figure shows how to generate H-Sync and V-Sync signals based on counter values.



The Numato Elbert V2 evaluation board with the Spartan-3A chip has a VGA interface with a limited number of colors that can be generated. If we look at the interface diagram, we can see simple DACs for each color component, composed of resistor ladders.



For green and red it is a 3-bit converter, while for blue it is a 2-bit one. Resistors on the Hsync and Vsync lines are designed to limit the current flowing in the circuits generating the synchronization pulses on the monitor side.

Taking into account the number of bits for each color component, we can generate a maximum of  $2^3 * 2^3 * 2^2 = 256$  colors for each pixel displayed on the monitor screen. If we wanted to display pictures, we would have to reduce the number of colors to 256 bits, taking into account the number of bits for its individual components. This will be the topic of the next lessons.

During this class, we will generate frames of a monochrome image, i.e. 2 colors will be displayed - white and black. White color can be obtained by giving all lines B[0..1], G[0..2] and R[0..2] high states, i.e. 3.3V.

Before starting the exercises, download the source files and save them in folders with appropriate names on the local disk of your computer.

#### 1) Drawing a circle on the monitor screen.

Drawing a circle on the screen is done using the formula describing a circle in the Cartesian coordinate system:

$$(x - x_0)^2 + (y - y_0)^2 \le r^2$$

where:

r > 0 - radius of circle

 $(x_0, y_0)$  – coordinates of circle center



Launch ISE Design Suite 14.7, from the File menu select New Project. Enter the appropriate name of the project, e.g. *circle\_vga*, and in the next window set the following target layout for the created project:

Property Name	Value	
Evaluation Development Board	None Specified	~
Product Category	All	~
Family	Spartan3A and Spartan3AN	~
Device	XC3S50A	~
Package	TQ144	~
Speed	-4	~
Top-Level Source Type	HDL	$\sim$
Synthesis Tool	XST (VHDL/Verilog)	~
Simulator	ISim (VHDL/Verilog)	~
Preferred Language	VHDL	~
Property Specification in Project File	Store all values	~
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-200X	~
Enable Message Filtering		

Add source files named *circle\_vga.vhd* and *circle\_vhd.ucf* to the project. Then we add a new source to the project and using the IP Core generator we add a DCM block and type *dcm\_inst* as its name.

New Source Wizard	×
Select Source Type Select source type, file name and its location.	
BMM File         ChipScope Definition and Connection File         Implementation Constraints File         IP (CORE Generator & Architecture Wizard)         MEM File         Schematic         User Document         Verilog Module         Verilog Test Fixture         VHDL Module         VHDL Library         VHDL Package         VHDL Test Bench         Embedded Processor	Eile name: dcm_inst Logation: C:\Xilinx_work\block_ram_vga\ipcore_dir
More Info	<u>N</u> ext > Cancel

View by Function	View by <u>N</u> ame						
Name				Version	AXI4	AXI4-Stream	^
🖶 📂 Embedded	Processing Ires and Design						
🗍 📄 📂 Clockin	g						
🖏 Clo	cking Wizard			3.6			
🕀 📂 😥 Spa	rtan-3						
🖨 📂 📄 🖨	rtan-3E, Spartan-	3A					
💸 I	Board Deskew wit	h an Internal Deskew (DCM	_SP)	13.1			
💸 (	Cascading in Seri	es with Two DCM_SP		13.1			
💸 I	Clock Forwarding	/ Board Deskew (DCM_SP)		13.1			
🔭 (	Clock Switching v	vith Two DCM_SPs		13.1			
	Single DCM_SP			13.1			
🕀 🗁 Virte	ex-4						Υ.
<						>	
Search IP Catalog:						Clear	
All IP versions				only IP com	patible	with chosen p	bart

In the next two steps, we confirm the settings and select the VHDL language as the source language for the DCM block instance. Then we set the parameters of the clock signal at the input - 12 MHz and select the CLKFX output, uncheck the rest.

💸 Xilinx Clocking Wizard - General Setup	X
CLKIN CLKFB DCI RST PSEN PSINCDEC PSCLK	CLK0 CLK90 CLK90 CLK180 CLK270 CLK270 CLK270 CLK270 CLK2X CLK2X CLK2X CLK2X 180 CLK7X 180 CLX7X
Input Clock Frequency 12  MHz Ons Va	ase Shift vpe: NONE ✓
CLKIN Source	Feedback Source
External     O Internal     O Single     Differential	External     Internal     None     Single     Differential
Divide By <u>V</u> alue	Feedback Value
Use Dut <u>y</u> Cycle Correction	
More Info	< <u>B</u> ack <u>N</u> ext > Cancel

After pressing the *Next* button in this window and in the next one, the DCM block configurator will take you to the clock frequency synthesizer page. In the synthesizer

window, we specify the output clock frequency of 25 MHz. It is necessary for proper operation of the video signal generator for a monitor with a VGA port, working with a resolution of 640 x 480 pixels. These performance parameters of a VGA monitor are defined by the VESA standard.

-Valid Ranges for Speed G	rade -4	icy synthesizer		,
DFS Mode	[	Fin (MHz)	Fo	ut (MHz)
Low		0.200 - 333.000	5.00	0 - 333.000
High		0.200 - 333.000	5.00	0 - 333.000
Input Clock Frequency: 1 Use output frequency 25 Use Multiply (M) and M 4 \$ Calculate	12 MHz / Divide (D) values D 1 ♦	) <u>n</u> s		
Generated Output	D	Output Freq (MHz)	Period Jitter (unit interval)	Period Jitter (pk-to-pk ns)
25	12	25	0.05	0.00

The dcm\_inst.xaw file should appear in the project.



NOTE: Lines related to the DCM block have been commented out in the source files. After adding this block, uncomment the relevant lines shown in the listing below.

```
component dcm_inst
port(
        CLKIN_IN : IN std_logic;
        CLKFX_OUT : OUT std_logic
     );
end component;
...
DCM1: dcm_inst PORT MAP(CLKIN_IN => clk , CLKFX_OUT => clk_25);
```

After compiling the project and generating the circle\_vga.bit configuration file, program the target system and check the effect of the system on the VGA monitor screen.

### 2) A simple animation of a square moving across the screen.

Create a new project called animation\_vga and add the \*.*vhd* and \*.*ucf* source files with the same name to it. In the next step, add a DCM block and uncomment the code snippet for this component. After configuring the Spartan-3A system with the \*.bit file generated from this project, a white square on a black background should appear on the screen, which will move with a frequency of 60 Hz, right to a certain position and back again.

### Tasks:

- the first project with a circle should be modified so that only the border of the circle (circle) is displayed on the screen.
- the second project should be converted into an animation of a square in the vertical and horizontal planes at the same time.
- add an animation of a smooth color change with a frequency of 60 Hz (screen refresh) to the circle

## References

- J. Majewski, P. Zbysiński Układy FPGA w przykładach. Wydawnictwo BTC, Legionowo 2007.
- Digilent Reference Page: Programmable Logic Tutorials VGA Display Controller. https://digilent.com/reference/learn/programmable-logic/tutorials/vga-display-congroller/start