Files for lab no. 5

Teaching aids: VHDL source files with an example of using DCM to increase and decrease the clock frequency.